Freshers get 15 LPA Average Salary with AI & ML Skills !! Register Now

Infineon Internship 2026: Infineon is scheduled to hire an Apprentice – Junior Researcher – System Modeling/Apprentice-Systems Engineering. Candidates with B.E/B.Tech/M.E/M.Tech qualifications are eligible to apply for this role. Candidates looking for an Internship opportunity in Bangalore can utilise this offer. Interested and eligible candidates can apply online as soon as possible. The detailed eligibility and application process are given below. Interested candidates can apply for the Microsoft Internship.

Table of Contents

Infineon Internship 2026 – Details:

Job Role	Job Location	Last Date
Apprentice - Junior Researcher – System Modeling	Bangalore	ASAP
Apprentice-Systems Engineering	Bangalore	ASAP

Infineon Internship 2026 for Apprentice – Junior Researcher – System Modeling:

Job Role	Apprentice – Junior Researcher – System Modeling
Job Category	Internship
Qualification	B.E/B.Tech/M.E/M.Tech
Experience	Freshers
Stipend	Best in Industry
Job Location	Bangalore
Last Date	ASAP

Detailed Eligibility:

Apprentice-Systems Engineering:

Your Profile:

Bachelor’s or Master’s in Electrical/Electronics Engineering, Computer Engineering, or a related field.
Solid fundamentals in digital logic, computer architecture, and embedded systems; exposure to control systems or signal processing is a plus.
Familiarity with at least one modeling path:
- MathWorks: MATLAB, Simulink; exposure to Simscape/Stateflow is a plus.
- SystemC/TLM: basic C++ proficiency and understanding of TLM-2.0 (LT/AT) concepts is a plus.
Understanding of PPA basics:
- Performance: latency, throughput, utilization, bottlenecks, buffers/queues.
- Power: dynamic vs. leakage, DVFS, clock/power gating, energy/operation.
- Area: main contributors (logic vs. memory) and simple parametric estimates.
- Thermal: awareness of thermal constraints; basic RC intuition is a plus.
Programming/scripting: MATLAB and/or C++; Python for automation and data analysis preferred.
Basic familiarity with HDLs (Verilog/VHDL) and co-simulation concepts.
Comfortable with data analysis, plotting, and writing clear, concise technical reports.
Growth mindset: proactive, curious, and eager to learn new tools and methodologies.
Strong communication and teamwork skills; organized and detail-oriented.

Nice to Have:

MathWorks: Simscape Electrical/Thermal, Stateflow, Embedded Coder, Simulink Test/Requirements.
SystemC/TLM: payload extensions, timing annotation, simple VP integration.
Co-simulation and interoperability: FMI/FMU, S-Functions, TLM bridges.
PPA tooling and methods: correlation concepts with PrimeTime-PX/Joules, memory estimation with CACTI, McPAT-style modeling ideas.
Thermal and power modeling exposure: Simscape Thermal, basic mission-profile analysis.
Verification and testing: unit testing, MIL/SIL/PIL basics, HIL exposure.
Software quality and safety: MISRA checks, Polyspace, awareness of ISO 26262 or AUTOSAR (automotive) is a plus.
CI/CD and reproducibility: Jenkins/GitLab CI, CMake, containers; dashboarding with MATLAB App Designer or Python (Plotly/Seaborn).

What We Offer:

Mentorship from experienced modelers and system architects.
Structured learning path on MathWorks/SystemC, TLM, and PPA methodologies.
Exposure to real product programs across automotive and industrial domains.
Opportunities to publish, file invention disclosures, and present internally.
Collaborative culture, flexible work environment, and competitive benefits.

Your Responsibilities:

Assist in building and extending system-level models in MATLAB/Simulink/Simscape/Stateflow or SystemC/TLM-2.0 for hardware–software co-simulation.
Set up and run experiments to measure PPA metrics: latency, throughput, utilization, energy/operation, average/peak power, memory footprint, and basic area proxies.
Implement and calibrate entry-level power models (e.g., activity/state-based, DVFS scaling, clock/power gating effects) using specifications, RTL activity, or measured data.
Contribute simple device/IP models, bus/interconnect behavior, and software workload integration within a virtual platform environment.
Build or integrate basic plant/physical models (e.g., power stages, sensors/actuators) to support end-to-end system validation when relevant.
Automate simulations, parameter sweeps, and regressions; generate plots, dashboards, and concise summary reports using MATLAB or Python.
Perform basic sensitivity analysis and design-space exploration; highlight trade-offs and propose next steps based on data.
Support correlation of model results with RTL simulation, emulation, or silicon measurements; document assumptions and confidence levels.
Maintain clear documentation of modeling methodology, interfaces, KPIs, and results; follow coding standards, reviews, and version control (Git).
Participate in literature reviews, internal seminars, and knowledge-sharing; contribute to invention disclosures or publications when appropriate.
Collaborate with senior researchers, system architects, firmware, and verification teams to reproduce issues and iterate model fidelity and runtime.

Job Description:

As a Junior Researcher in System Modeling, you will support the development and use of executable system-level models and virtual prototypes using either the MathWorks toolchain (MATLAB/Simulink/Simscape) or SystemC/TLM. You will help quantify PPA and related KPIs to guide architecture exploration and design decisions. This is a hands-on, learning-focused role with strong mentorship and collaboration with cross-functional teams.

How to Apply for Infineon Internship 2026?

All interested and eligible candidates can apply for this Internship opportunity as soon as possible using the link below.

For More Details & To Apply: Click here.

Infineon Internship 2026 for Apprentice-Systems Engineering:

Job Role	Apprentice-Systems Engineering
Job Category	Internship
Qualification	M.E/M.Tech
Experience	0 – 2 Years
Stipend	Best in Industry
Job Location	Bangalore
Last Date	ASAP

Detailed Eligibility:

Apprentice-Systems Engineering:

Your Profile: Qualifications and skills to help you succeed

Typically requires about 0-2 years with Masters in Electrical/Electronics Engineering (Specializing in DSP/Communication systems)

Key responsibilities in your new role:

Design, analysis, development & maintenance of WLAN Physical layer reference model in C/C++, System C and Matlab
Use case definition and generation of reference vectors for pre-Silicon RTL verification of the PHY blocks and working with the PHY design team to complete design verification.
Collaborating with RF and Analog design teams in the creation of the specs of the RF and modelling it in the simulation environment
Working with various cross-functional teams like MAC systems, Firmware development, Hardware board design teams, RF design teams to define and document the interfaces to PHY layer and model them in reference design to enable verification

You will be part of WLAN modem systems design team, responsible for developing and delivering best in class WiFi solutions. Your role will span from development of WLAN PHY baseband processing modules and implementing the hardware accurate reference model for these modules in pre-Silicon phase to chip bring-up and development of PHY-Firmware in post Silicon phase.